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A study of the low temperature DC and RF performance 
of deep submicron AIGaN/GaN high electron mobility tran-
sistors (HEMTs) is reported. From 300 K to 100 K both ex-
trinsic transconductance and drain current increase by -30%, 
mainly due to the lowering of the optical phonon scattering 
that allows higher electron mobility. Source and drain resis-
tances improve too, which contributes to the 15-20% increase 
of ft and fmax. The low temperature small signal model has 
1 Introduction AIGaN/GaN high electron mobility 
transistors (HEMTs) are being used in monolithic micro-
wave integrated circuits (MMIC) for power applications at 
X band and above for the last few years They take ad-
vantage of some interesting properties of Ill-nitrides, such 
as their intense piezoelectric fields, high breakdown field 
and saturation velocity, and good thermal conductivity, to 
provide high power at increasing frequencies and harsh 
environments. To fully understand the HEMT performance 
from a thermal point of view, a complete characterization 
of the devices should be done over a wide range of tem-
peratures. For high temperatures (HT), Lee and Webb re-
ported a temperature dependent nonlinear model on a 
0.35 um gate length device from 300 K to 423 K On 
the other hand, Nidhi has studied the impact of access 
resistance on HEMTs with high frequency performance 
for cryogenic temperatures This work completes the 
study at low temperatures (LT) by means of extracting the 
small signal model from 300 K down to 100 K at every 
50 K. 
also been extracted accurately at every 50 K. Inductances and 
capacitances remain constant in the range of temperatures 
measured. The intrinsic transconductance can be also consid-
ered temperature independent, but the output conductance de-
creases from 300 K to 100 K indicating a better confinement 
of the 2DEG. The HEMT performance obtained at 100 K can 
be reached at room temperature by reducing the parasitic re-
sistances and improving the GaN buffer isolation. 
2 Experimental Al0.33Gao.67N/GaN HEMTs with 20 
nm barriers were grown by metal-organic chemical vapour 
deposition (MOCVD) on SiC. A 0.6 nm A1N interlayer be-
tween the buffer and the barrier was used to improve the 
2DEG transport properties. In order to achieve a non-
alloyed low resistance ohmic contact (Rc = 0.2 Q-mm), Si 
ions were implanted into the source and drain regions and 
then activated by annealing the sample at -1280 °C in a 
MOCVD system with a N2 and NH3 ambient The sam-
ple was then passivated by SiNx and a sacrificial Ge layer 
was deposited to decrease parasitic capacitances. Submi-
cron gates were defined by e-beam lithography and dry-
etched through the Ge and SiNx layers. The gate region 
was treated by fluorine plasma for 10 minutes to decrease 
the gate leakage, and the AlGaN layer recessed by chlorine 
to improve the transconductance. Transistors have a gate 
length -150 nm with gate-source spacing (LGS) of 0.3 um 
and drain-gate spacing (LDG) of 1.1 um. Gate widths are of 
100 um or 150 um. The sheet carrier density (ns) and Hall 
mobility (uH) were 1.1-1013 cm"2 and 2000 cm2/V-s. 
S-parameter measurements from 300 K to 100 K were car-
ried out using a cryogenic high frequency probe station, 
composed of a liquid nitrogen cooled wafer stage and a 
heater to control the temperature. The station was con-
nected to an Agilent PNA E8361A network analyzer for 
the RF measurements and to an Agilent 4155B parameter 
analyzer for the DC characterization. For the on wafer RF 
measurements from 1 GHz up to 40 GHz, the electrical 
reference plane was established by an "off-wafer" LRRM 
calibration at each temperature. 
3 Results and discussion Both drain cut-off current 
(IDSS) a n d extrinsic transconductance (gm,ext) increase 
around 30% from 300 K to 100 K as shown in 
Fig. 1, up to maximum values of 0.99 A/mm and 
0.62 S/mm, respectively. This behaviour is related with the 
higher electron mobility in the 2DEG as devices are cool-
ing, due to the reduction of the polar optical phonon scat-
tering. This mechanism is dominant at 300 K, but becomes 
negligible as temperature decreases. At 100 K other types 
of scattering such as the alloy disorder are predominant 
with a temperature independent behaviour. Thus, the 
improvement in the HEMT performance saturates for 
T < 1 5 0 K . 
Figure 1 Maximum of drain current at VGs = 0 V and extrinsic 
transconductance at VDS = 8 V from 300 K to 100 K. 
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Figure 2 Rs for different drain currents. At each T, the minimum 
of Rs is obtained in the low field region for ID < 0.2 A/mm. 
The source resistance (Rs) has been extracted from 
specific DC measurements For transistors with LGS — 
0.3 urn and LDG —1.1 urn, Rs decreases from 0.49 fi-mm 
at 300 K to 0.35 Q-mm at 100 K as is shown in Fig. 2. 
Drain resistance (RD) can be also calculated as the differ-
ence between the on-resistance (Ron) and Rs, extracting Ron 
from the slope of the lineal region in ID vs VDS curves at 
low VDs- For the same devices, RD varies from 1.15 Q-mm 
at 300 K to 0.65 Q-mm at 100 K. 
The measurements of the S-parameters allow the ex-
traction of the current-gain (fT) and power-gain (fmax) cut-
off frequencies and the equivalent circuit parameters 
(ECPs). The fr and fmax are estimated from |h2i|2 and the 
unilateral power gain (U), respectively, assuming a 20 
dB/decade linear decrease. As shown in Fig. 3, fT increases 
- 1 6 % from 300 K to 150 K, and stabilizes down to 100 K. 
The maximum of fr occurs approximately at the same ID 
for all temperatures under study The fmax follows a 
similar evolution than fT, increasing ~21%o from 129 GHz 
at 300 K to 156 GHz at 100 K. Both fT and fmax increases 
are related with the improvement of the parasitic resis-
tances (Rs and RD) as devices are cooled. 
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Figure 3 Evolution of fT for different drain currents. The peak of 
fT occurs at the same approximate ID (0.3 to 0.4 A/mm) for all 
temperatures under study. 
The small signal model has been extracted and simu-
lated at different bias by means of ADS software. The 
equivalent circuit used was proposed by Dambrine et al. 
The extrinsic resistances Rs and Rd have been previ-
ously calculated, and Rg is set as 1/3 of the gate metal strip 
resistance. From pinched HEMT measurements, extrinsic 
capacitances Cpg and CPd are obtained. The extrinsic in-
ductances Ls, Lg and Ld are calculated from cold measure-
ments (VDS = 0 V and VGS ~ 2 V) Next, the intrinsic 
circuit parameters are deduced following The equiva-
lent circuit is simulated and fitted to achieve a good 
agreement between model and measured characteristics, 
especially for frequencies between 1 to 20 GHz (see Fig. 4). 
Inductances and capacitances for the extrinsic circuit 
are supposed constant with temperature. Regarding the 
Figure 4 Comparison between the S-parameters measured with 
the network analyzer and simulated by ADS from the small signal 
equivalent circuit. 
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Figure 5 Cgd and Cgs temperature evolution for VDS = 7 V with 
VQS bias between -2 V and 0 V. 
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Figure 6 Output conductance evolution from 300 K to 100 K for 
different drain currents. In the inset, electron density simulations 
show that low temperatures improve the 2DEG confinement. 
4 Conclusion Low temperature measurements allow 
the determination of the dominant limiting factors of the 
HEMT performance. From 300 K down to 100 K, R s and 
RD experience a clear decrease above 40 %, which im-
proves not only the DC performance (ID and gm)ext) but also 
IT and fmax. 
Every 50 K the ECPs of several transistors have been 
extracted in an accurate way. Apart from the parasitic re-
sistances behaviour, gdS shows a significant reduction at 
low temperatures. This fact suggests a better buffer isola-
tion, as also confirmed by the decrease of leakage currents 
and by the better 2DEG confinement deduced from simula-
tions. Other parameters (gmjmt, T, Cgd, Cgs) from the small 
signal model seem to be rather constant with temperature 
for this type of deep gate transistors. 
intrinsic circuit, all parameters have been calculated for 
different ID (keeping VDs constant). Cgs and Cgd can be 
considered temperature independent, since their variations 
are lower than 7%, as shown in Fig. 5. 
In addition, the intrinsic transconductance (gm,int) is al-
most constant with T, so gmext mainly depends on R s as: 
The output conductance (gdS) decreases - 3 0 % as devices 
are cooled from 300 K to 100 K, likely due to a better con-
finement of the electrons in the heterostructure (see Fig. 6). 
In fact, simulations of the electron density across the tran-
sistor show that redistribution of the electrons in the 
AlGaN/GaN interface when the temperature is lowered 
(inset to Fig. 6), suggesting an improvement of the isola-
tion of the GaN buffer. 
Other intrinsic parameters (Cds, Ri or T) do not show a 
clear changes at low T. 
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